

US005961621A

United States Patent [19]

Wu et al.

[11] Patent Number:

5,961,621

[45] Date of Patent:

Oct. 5, 1999

[54]	MECHANISM FOR EFFICIENTLY
	PROCESSING DEFERRED ORDER-
	DEPENDENT MEMORY ACCESS
	TRANSACTIONS IN A PIPELINED SYSTEM

[75] Inventors: William S. Wu, Cupertino, Calif.;
Peter D. MacWilliams, Aloha; Stephen

Pawlowski, Beaverton, both of Oreg.;

Muthurajan Jayakumar, Sunnyvale,

Calif.

[73] Assignee: Intel Corporation, Santa Clara, Calif.

[21] Appl. No.: 08/827,540

[22] Filed: Mar. 28, 1997

[51] Int. Cl.⁶ G06F 13/00

[52] **U.S. Cl.** **710/107**; 710/100; 711/140; 711/146; 711/169

146, 141, 118, 169, 168

[56] References Cited

U.S. PATENT DOCUMENTS

5,682,516 10/1997 Sarangdhar et al. 395/473

5,761,444	9/1995	Ajanovic et al	395/292
5,774,700	4/1995	Fisch et al	395/555
5,778,438	12/1995	Merchant	711/146

OTHER PUBLICATIONS

Pentium Pro Family Developer's Manual Volume: Specifications, Chapters 4-5, Dec. 1996.

Primary Examiner—Eddie P. Chan
Assistant Examiner—Kimberly N. McLean
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor &
Zafman LLP

[57] ABSTRACT

A bus agent defers an ordered transaction if the transaction cannot be completed in order. When an ordered transaction is deferred, its visibility for the next ordered transaction is asserted if it can guarantee a sequential order of the ordered transaction and the next ordered transaction. This visibility indication allows the bus agent to proceed with the next ordered transaction without waiting for the completion status of the deferred transaction. The visibility indication provides fast processing of ordered transactions.

9 Claims, 4 Drawing Sheets

